Patent Assignment Abstract of Title

Total Assignments: 2

Application #: <u>09942769</u> Filing Dt: 08/31/2001 Patent #: NONE **Issue Dt:**

Publication #: <u>US20020085551</u> Pub Dt: 07/04/2002 PCT #: NONE

Inventor: Shrjie Tzeng

Title: Linked network switch configuration

Assignment: 1

Recorded: Mailed: Pages: Reel/Frame: 012137/0664

09/11/2001 08/31/2001 11/08/2001

Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Assignor: TZENG, SHRJIE Exec Dt: 08/17/2001

Assignee: ALTIMA COMMUNICATIONS, INC.

16215 ALTON PARKWAY **IRVINE, CALIFORNIA 92619**

Correspondent: ARENT FOX KINTNER PLOTKIN & KAHN PLLC

DOUGLAS H. GOLDHUSH

1050 CONNECTICUT AVENUE, N.W., SUITE 400

WASHINGTON, D.C. 20036-5339

Assignment: 2

Recorded: Mailed: **Reel/Frame:** 015571/0985 Received: 01/07/2005 Pages:

01/07/2005 01/19/2005

Conveyance: MERGER (SEE DOCUMENT FOR DETAILS).

Exec Dt: 05/26/2004 Assignor: ALTIMA COMMUNICATIONS, INC.

Assignee: BROADCOM CORPORATION

16215 ALTON PARKWAY

IRVINE, CALIFORNIA 92618-3616

Correspondent: SQUIRE SANDERS & DEMPSEY L.L.P.

DOUGLAS H. GOLDHUSH

8000 TOWERS CRESCENT DRIVE, 14TH FLOOR

TYSONS CORNER, VA 22182-2700

Search Results as of: 6/25/2005 1:29:24 P.M.

If you have any comments or questions concerning the data displayed, contact OPR / Assignments at 703-308-9723 Web interface last modified: Oct. 5, 2002

Refine Search

Search Results -

Term	Documents
RATE	1047086
RATES	339938
CONTROL	1762390
CONTROLS	613450
INFORMATION	746278
INFORMATIONS	5270
MAC	15159
MACS	1393
(MAC NEAR (RATE ADJ CONTROL ADJ INFORMATION)).USPT.	0
(RATE ADJ CONTROL ADJ INFORMATION NEAR MAC).USPT.	0

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database Database: JPO Abstracts Database **Derwent World Patents Index** IBM Technical Disclosure Bulletins L63

Recall Text 4

Search:

L63

Clear

Refine Search

Interrupt

Search History

Printable Copy Create Case DATE: Saturday, June 25, 2005

<u>Set</u> Hit Set Name Query Count **Name** side by result set side DB=USPT; PLUR=YES; OP=ADJ rate adj control adj information near MAC

<u>L63</u>

0

<u>L62</u>	rate adj control adj data near MAC	0	<u>L62</u>
<u>L61</u>	flow adj control adj message near MAC	0	<u>L61</u>
<u>L60</u>	rate adj control adj message near MAC	0	<u>L60</u>
<u>L59</u>	L57 and configure near port	. 0	<u>L59</u>
<u>L58</u>	L57 and MAC	0	<u>L58</u>
<u>L57</u>	L56 and scheme	3	<u>L57</u>
<u>L56</u>	L54 and number	5	<u>L56</u>
<u>L55</u>	L54 and numbering	0	<u>L55</u>
<u>L54</u>	L53 and second adj switch	5	<u>L54</u>
<u>L53</u>	L52 and first adj switch	6	<u>L53</u>
<u>L52</u>	flow adj control adj message	195	<u>L52</u>
<u>L51</u>	L48 and MAC	1	<u>L51</u>
<u>L50</u>	L48 and switches	1	<u>L50</u>
<u>L49</u>	L48 and first adj switch	1	<u>L49</u>
<u>L48</u>	L47 and numbering	2	<u>L48</u>
<u>L47</u>	rate adj control adj messages	39	<u>L47</u>
<u>L46</u>	L44 and MAC adj control	2	<u>L46</u>
<u>L45</u>	L44 and first adj MAC near control	0	<u>L45</u>
<u>L44</u>	control adj message and back adj pressure	62	<u>L44</u>
<u>L43</u>	L42 and rate adj control	1	<u>L43</u>
<u>L42</u>	L40 and control adj message	3	<u>L42</u>
<u>L41</u>	L40 and rate near control	1	<u>L41</u>
<u>L40</u>	MAC adj control adj frame and link adj port	4	<u>L40</u>
<u>L39</u>	MAC and control adj frame and link adj port and switch and rate adj control	1	<u>L39</u>
<u>L38</u>	L35 and control adj frame	1	<u>L38</u>
<u>L37</u>	L36 and MAC	1	<u>L37</u>
<u>L36</u>	L35 and port and link	1	<u>L36</u>
<u>L35</u>	L28 and back adj pressure	. 2	<u>L35</u>
<u>L34</u>	L33 and number	2	<u>L34</u>
<u>L33</u>	L31 and scheme	2	<u>L33</u>
<u>L32</u>	L31 and numbering	1	<u>L32</u>
<u>L31</u>	L29 and first and second	2	<u>L31</u>
<u>L30</u>	L29 and first adj rate and second adj rate	0	<u>L30</u>
<u>L29</u>	L28 and control adj logic	2	<u>L29</u>
<u>L28</u>	rate adj control adj messages	39	<u>L28</u>
<u>L27</u>	L25 and switch and port	1	<u>L27</u>
<u>L26</u>	L25 and numbering	1	<u>L26</u>
<u>L25</u>	L5 and rate near control	3	<u>L25</u>
<u>L24</u>	L15 and numbering	0	<u>L24</u>
<u>L23</u>	L22 and control	1	<u>L23</u>
L22	L21 and rate	1	L22

<u>L21</u>	L20 and group near ports	1	<u>L21</u>
<u>L20</u>	numbering and rate near control adj logic	3	<u>L20</u>
<u>L19</u>	L8 and numbering adj scheme	1	<u>L19</u>
<u>L18</u>	L17 and numbering adj scheme	0	<u>L18</u>
<u>L17</u>	L15 and link and port	1	<u>L17</u>
<u>L16</u>	L15 and link near port	0	<u>L16</u>
<u>L15</u>	L13 and switch	5	<u>L15</u>
<u>L14</u>	L13 and first adj switch	0	<u>L14</u>
<u>L13</u>	L12 and second adj rate adj control	5	<u>L13</u>
<u>L12</u>	control adj logic and first adj rate	407	<u>L12</u>
<u>L11</u>	L10 and first adj rate and control	0	<u>L11</u>
<u>L10</u>	L9 and first adj group near port	1	<u>L10</u>
<u>L9</u>	rate near control near logic	109	<u>L9</u>
<u>L8</u>	Tzeng and Shrjie	3	<u>L8</u>
<u>L7</u>	Tzeng and Shrjie and ARL	1	<u>L7</u>
<u>L6</u>	L5 and first adj switch and second adj switch and ARL	1	<u>L6</u>
<u>L5</u>	370/475.ccls.	276	<u>L5</u>
<u>L4</u>	12 and first adj switch and second adj switch	13	<u>L4</u>
<u>L3</u>	L2 and firs adj switch and second adj switch	0	<u>L3</u>
<u>L2</u>	ARL and control adj logic	51	<u>L2</u>
L1	first adi rate adi control adi message	0	T.1

END OF SEARCH HISTORY